




Front end design methodology. Synthesis, timing closure

March 2019

Moscow

PPA space



PW	FE
PRF	IP
Area	BE
Cost	INTG VRFY
	TEST
	PKG


Besides on your spec to balanced PPA space.

EX: You want design the max Power .


In the FE begin, you need consider in mind for Power

FE design with PPA space

Room for PPAC Optimization



FE



Synthesis

- Check constrain is meet spec
- Good constrain is help performance
- review synthesis result (timing/power)

Code Coverage

Component	Item	Pass	Fail	Pass %	Fail %
u_sdr_top	Block	100%	0 / 0	100%	0%
	Expression	100%	0 / 41	100%	0%
u_sdr_top_data_fm	Block	74%	113 / 150	74%	26%
	Expression	72%	97 / 135	72%	28%
u_sdr_top_fm_reg_rf	Block	87%	136 / 157	87%	13%
	Expression	87%	136 / 157	87%	13%
u_sdr_top_fm_resp_cv	Block	97%	11 / 30	97%	3%
	Expression	97%	11 / 30	97%	3%
u_sdr_top_fm_cmd_gen	Block	100%	0 / 0	100%	0%
	Expression	100%	0 / 0	100%	0%
u_sdr_top_data_ctrl	Block	98%	215 / 217	98%	2%
	Expression	98%	168 / 172	98%	2%

STAT/Timing Closure

- Review violation timing path
- Sizing /remove cell to meet timing spec

DFT

- MBIST => Self test Memory in the SOC.
- SCAN => Check connectivity between different flops in the design
- BSD => Test chip IO's interconnect.

FE


PW	FE
PRF	IP
Area	BE
Cost	INTG VRFY
	TEST
	PKG

Some of the consideration

- SOC Arch
- Clock/Reset Arch
- Power Plan
- Memory usage



Design Architecture




PW	FE
PRF	IP
Area	BE
	INTG VRFY
	TEST
Cost	PKG

Scenario #1


- Performance issue at Host C .
- Host C is the AHB Slave, It is need SW to control the DMA access from HOST C to SDRAM.
- After analysis with it. We find SW is need spend 2 time move data form HOST C to DMA . DMA -> SDRAM. This performance is not good.
- After Optimization this arch. We modify the HOST C to AHB Master. It could direct access data to SDRAM by himself. It could reduce a lot of access time.

PW	FE
PRF	IP
	BE
Area	INTG
	VRFY
	TEST
Cost	PKG



Scenario #1.2

- Check MBIST is work
- EX: ARM/HOST A/HOAT B have MBIST inside
- confirm these module could work success in function mode.



CLK / RST

PW	FE
PRF	IP
Area	BE
Cost	INTG VRFY
	TEST
	PKG


Some of the consideration

- Define Clock Arch for power save.
- Define Reset Arch



Scenario #2

- Review system power save plan
- Optimization RTL for Clock Gate
- Separate different operate mode for SW choose.



PW	FE
PRF	IP
Area	BE
	INTG VRFY
	TEST
Cost	PKG

Boot Sequence


Things to consider in mind

- Define HW/SW Boot flow.
- Optimize Boot flow is meet timing/Power.
- Overall Boot time reduced

PW	FE
PRF	IP
Area	BE
	INTG VRFY
	TEST
Cost	PKG



Scenario #3



PW	FE
PRF	IP
Area	BE
	INTG VRFY
	TEST
Cost	PKG

- Check HW/SW Boot flow.
- Review boot plan with timing and power.
- Optimize HW Boot flow.
- Confirm Boot flow is suit real application

Power Plan


Design for
Power

- Power saving plan
- Review IP/MEM usage

PW	FE
PRF	IP
Area	BE
	INTG VRFY
Cost	TEST
	PKG

Scenario #3

- Review IP (Memory/PLL/LDO/IP) usage.
- Check real application timing/power limit
- Optimization suit IP usage status.



PW	FE
PRF	IP
Area	BE
	INTG VRFY
Cost	TEST
	PKG

PPA

PW	FE
PRF	IP
Area	BE
Cost	INTG VRFY
	TEST
	PKG

Always think of how to improve PPA



Summary

- PPAC as the key index to measure how good a chip is Besides having the right knowledge & skillset
- FE is the area that you should design-in & optimize PPA the most in overall design execution
- Execute your flow with disciplines, always check back against PPAC at any stages!

keyASIC

Thank You