We moved to a new office

We are growing and strive to provide our employees with a comfortable working environment. Moreover, the pandemic requires large and clean working spaces. In the spring of 2020, we needed to move. We gathered our team and tried to formulate what we want. Here's what we finally wrote...

 

Read more ...

16 nm DPLL design completed

Our company continues to develop FDPLL. At this stage of the work, the FDPLL has been successfully synthesized in 16 nm TSMC.

 

Read more ...

Development of a new processor for network traffic encryption

The project of creating a new extremely compact embedded processor for processing network traffic MALT-Cv3 (commercial name is "Enceladus") has moved into the final debugging phase of RTL and we are finally ready to tell you something about this product.

 

Read more ...

New SDK 1.8 is available

A new version of MALT_SDK is available. MALT_SDK v1.8 allows to expand the capabilities of users.

 

 

Read more ...

500-core processor project has been sent to TSMC


August 2019. We completed work on a prototype SoC MALT-Cv2 by sending the project to the TSMC. The MALT will be manufactured using the 28 nm TSMC HPCPlus process technology (high-performance computing). The processor contains 20 general-purpose RISC cores and 480 specialized processor elements combined in 15 SIMD clusters of 32 elements each. The calculated value of the total power consumption was 6.0 W.

 

Read more ...

“ASIP designer” seminar will be held at the Moscow State University

On June 26, 2019, Synopsys in collaboration with Moscow State University organizes a free seminar covering various aspects of the design process of specialized processors: from introducing the design concept and software and hardware optimization space to the latest case studies of this technology.

 

Read more ...

Debugging board for MALT processor



The first samples of MALT-484PS-01 debugging module have been released. The module is designed on Xilinx Kintex7 FPGA with implemented MALT-Cv2 prototype and intended to learn the processor’s hardware and software, to debug system and applied software and to prototype target devices.

 

Read more ...